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In the next decade, with Moore’s scaling law disappearing, further improvements in the performance and 
multifunctionality of integrated circuits (ICs) with Si semiconductors are required for the cloud/edge computing 
powered by the big data society from Internet of Everything (IoE) and artificial intelligence (AI). Through-silicon 
via (TSV)-based 3D-ICs are essential for IoE and AI applications owing to their considerable advantages such as 
short interconnect length, high-speed operation, and parallel processing. 3D-ICs are interconnected by TSVs and 
microbump electrodes. The 3D-IC fabrication methodology is mainly categorized into three or four stacking 
approaches [i.e., chip-to-chip (C2C), wafer-to-wafer (W2W), chip-to-wafer (C2W), and multichip-to-wafer (MC2W)], 
in which the MC2W 3D integration theoretically provides high throughput and yield because large numbers of 
KGDs can be stacked on a wafer at once using self-assembly with liquid droplets. In addition, chip size flexibility is 
another crucial aspect of heterogeneous integration, which differs from the (W2W) 3D integration. However, it is 
necessary to solve several problems to realize MC2W 3D integration with high reliability and yield.  
This study focuses on multichip thinning and multichip microbump bonding processes to further enhance the 
reliability and yield issues in the MC2W 3D integration. In addition, a new concept of highly-integrated 3D-IC 
system fabrication is proposed. In this study, 3D-IC chiplets, which are divided into tiny chips from a large 3D-IC 
chip, are embedded in a biocompatible organic flexible substrate, and the chiplets are interconnected in wafer-level 
processing to produce a highly-flexible integrated system with inorganic single crystalline semiconductors called 
flexible hybrid system (FHS) for healthcare and biomedical applications.  
Thinning defects, such as chipping and cracking, which are caused by multichip lapping and chemical 
mechanical polishing (CMP) processes used for TSV formation based on via-last/backside-via technologies, were 
discussed. In the MC2W approach, there are many steep steps that correspond to the height of bonded chips and a 
large space between the adjacent chips. Because the periphery of the chips is not protected during lapping and 
polishing processes, the edge of the chips tends to be chipped during the thinning processes. Previous studies have 
 
 
used high rigidity (high Young's modulus) adhesives with low thermal resistance to protect them. However, the use 
of temporary adhesives with high thermal resistance is required in multichip via-last processes. The multichip 
thinning technology with low mechanical stress to realize the chipping-free MC2W 3D integration process using 
temporary adhesives with high thermal resistance and low Young’s modulus is required. When a temporary 
adhesive with low rigidity (low Young’s modulus) and high thermal resistance was used, it was determined that 
the space between adjacent chips and the chip sidewall that was covered with the adhesive caused chipping and 
cracking. It was demonstrated that the absence of sidewall covering of the chips with the low Young’s modulus 
adhesive produced low mechanical stress to the chip edge, which led to the absence of chipping and cracking. This 
technology helps improve the yield of thinning for many chips in 3D-IC fabrication based on the MC2W approach. 
In the MC2W 3D integration, temporary adhesive limits the process temperature to lower than 200℃, and 
the problems (e.g., microbump short, chip cracking, and conduction failure) occurred during the microbump 
bonding process. To solve the abovementioned issues, metal-to-solder low-temperature bonding is required owing 
to the low thermal stress and reduced squeezing of solder. It is difficult to oxidize Au because of its higher 
ionization energy. In addition, Au has low diffusion activation energy in Sn and low electrical resistivity. Therefore, 
the MC2W 3D integration with Au–Sn microbumps at low-temperature bonding was suggested. The bonding 
temperature of the top chips with TSVs was lowered to below the melting point of the solder in at the bonding 
interface. In addition, Au was applied to the bottom chips that did not participate in the bonding of microbumps to 
suppress oxidation and eliminate electrical defects for multiple multichip processes in MC2W 3D integration. This 
Au–Sn system contributed to the realization of MC2W 3D integration with fine-pitch interconnection at 
low-temperature bonding using the Au–Sn microbump system.  
In addition, 3D-IC application and fabrication were discussed. During the 3D-IC fabrication processes (e.g., 
thinning, TSV microbump formation, and microbump bonding), low reliability and yield of 3D-ICs are produced 
owing to several problems such as chipping, shorting, chip cracking, and conduction failure. The 3D stacked 
retinal prosthesis was fabricated using MC2W 3D integration processes that are based on the results obtained in 
this study. The 3D stacked retinal prosthesis was demonstrated to characterize the electrical properties and 
performance. Meanwhile, there is no flexible application of 3D-ICs. To achieve flexibility of 3D-IC, Si chips are 
thinned down to 20 μm by mechanical thinning. These chips cause characteristic degradation owing to their 
mechanical stress, and the thinning of 3D-ICs down to 20 μm is almost impossible. Therefore, advanced 3D-IC 
embedded FHS was fabricated, which did not require Si thinning, and that was based on Fan-Out Wafer-Level 
Packaging (FOWLP). The unique FHS structure consists of PDMS as a flexible substrate in which 3D-IC with 
 
 
TSVs and microbumps is embedded. The mechanical and electrical properties of the 3D-IC-embedded FHS is 
characterized using repeated bending test with TSV/microbump daisy chains. This hybrid integration of rigid 
inorganic single crystalline semiconductor 3D-ICs with flexible organic substrates enables high-performance 
multifunction FHS to realize future wearable and implantable device systems that are applicable to the real AI 
society with ubiquitous edge computing. 
 
